This website uses cookies to implement certain functions. If you use this website you agree to our Privacy Policy.
News and Information about the Test of Electronics in Research & Design, Production, Maintenance, and Installation.  

Newsletter

Register to our newsletter
Every two weeks -
all news at a glance
captcha 

News - Board and System Test

DDR3 Memory System Integration Testing

10 October 2011 - LeCroy has upgraded their DDR3 protocol analyzer software with new debug features that improve the system’s ability to find and resolve memory integration issues. LeCroy’s Kibra 380 is the industry’s first true, standalone protocol analyzer for DDR3. Designed to provide comprehensive DDR3 bus and JEDEC timing analysis, the system now supports testing LR-DIMM and includes productivity features like overlay mode, snap-to-edge, and CrossSync synchronization.

The Kibra 380 DDR3 analyzer introduced earlier this year represents a new approach to testing DDR3 memory at the system level. Fully standalone, this low-cost analyzer uses dedicated triggering logic to identify over 65 unique JEDEC command and timing violations in real-time. A software-based state listing and waveform viewer allows precise timing measurements between command, address, and control signals. Detailed event statistics are reported by bank and rank to provide insights into overall memory utilization.

“Ever increasing bus speeds and the advent of new, fully buffered technologies like LRDIMM have made logic analyzers indispensible when our validation engineers need to check end-to-end protocol and timing in the memory channel”, said Rami Sethi, Director of Marketing for the Enterprise Computing Division at IDT. “The IDT MB301L is the world’s first fully JEDEC compliant memory buffer for DDR3 LRDIMM, and instruments such as the LeCroy DDR3 analyzer, with its ability to display fully decoded state and timing waveforms, provide valuable visibility into memory subsystem transactions on both the host and DRAM interfaces.”

With this latest software release, the Kibra 380 provides enhancements designed to accelerate navigation, timing measurements, and waveform analysis. In overlay mode, all signal lines can be floated for easy visual comparison. With LR-DIMM (Load-Reduce DIMM) support, the system can be used to test higher density memory systems. Adding the CrossSync framework to the DDR3 analyzer allows LeCroy’s other analyzer platforms to be synchronized to provide time-aligned display of protocol traffic across different busses.

Small and portable, the Kibra 380 is controlled using any Windows-based PC and includes the necessary interposer probes capable of monitoring two slots of quad rank DDR3 DIMMs operating to 1600 MT/s. Along with built-in CrossSync ports for performing multi-protocol analysis, the Kibra 380 also features unique, real-time trigger-out for Read / Write operations (WE). Using this dedicated, low latency SMA trigger out signal, the scope can perform signal integrity testing using the DQ/DQS relationships to distinguish between Read / Write operations on the bus.

www.lecroy.com


Related Articles:

No related articles found


Upcoming Events

Embedded World 2024
Nuremberg (Germany)
09 to 11 April
Control 2024
Stuttgart (Germany)
23 to 26 April
Automotive Testing Expo Europe 2024
Stuttgart (Germany)
04 to 06 June

  More events...
  See our Trade Show Calendar
  Click here